1Texas Instruments SMJ320C6701GLPW14 Digital Signal Processor Microprocessor TI DSP Floating-Point 32-Bit 140MHz 1120MIPS 429-Pin CFCBGA Tray
Highest Performance Floating-Point Digital
Signal Processor (DSP) SMJ320C6701
? 7-, 6-ns Instruction Cycle Time
? 140-, 167-MHz Clock Rate
? Eight 32-Bit Instructions/Cycle
? Up to 1 GFLOPS Performance
? Pin-Compatible With C6201 Fixed-Point
DSP
SMJ: QML Processing to MIL-PRF-38535
SM: Standard Processing
Operating Temperature Ranges
? Extended (W) ?55C to 115C
? Extended (S) ?40C to 90C
VelociTI? Advanced Very Long Instruction
Word (VLIW) C67x CPU Core
? Eight Highly Independent Functional
Units:
? Four ALUs (Floating- and Fixed-Point)
? Two ALUs (Fixed-Point)
? Two Multipliers (Floating- and
Fixed-Point)
? Load-Store Architecture With 32 32-Bit
General-Purpose Registers
? Instruction Packing Reduces Code Size
? All Instructions Conditional
Instruction Set Features
? Hardware Support for IEEE
Single-Precision Instructions
? Hardware Support for IEEE
Double-Precision Instructions
? Byte-Addressable (8-, 16-, 32-Bit Data)
? 32-Bit Address Range
? 8-Bit Overflow Protection
? Saturation
? Bit-Field Extract, Set, Clear
? Bit-Counting
? Normalization
1M-Bit On-Chip SRAM
? 512K-Bit Internal Program/Cache
(16K 32-Bit Instructions)
? 512K-Bit Dual-Access Internal Data
(64K Bytes)
32-Bit External Memory Interface (EMIF)
? Glueless Interface to Synchronous
Memories: SDRAM and SBSRAM
? Glueless Interface to Asynchronous
Memories: SRAM and EPROM
Four-Channel Bootloading
Direct-Memory-Access (DMA) Controller
With an Auxiliary Channel
16-Bit Host-Port Interface (HPI)
? Access to Entire Memory Map
Two Multichannel Buffered Serial Ports
(McBSPs)
? Direct Interface to T1/E1, MVIP, SCSA
Framers
? ST-Bus-Switching Compatible
? Up to 256 Channels Each
? AC97-Compatible
? Serial-Peripheral-Interface (SPI)
Compatible (Motorola?)
Two 32-Bit General-Purpose Timers
Flexible Phase-Locked-Loop (PLL) Clock
Generator
IEEE-1149.1 (JTAG)
Boundary-Scan-Compatible
429-Pin Ceramic Ball Grid Array (CBGA)
Package (GLP Suffix) and Land Grid Array
(CLGA) Package (ZMB Suffix)
0.18-?m/5-Level Metal Process
? CMOS Technology
3.3-V I/Os, 1.9-V Internal
Item is unused in good condition.
Don't forget to place your bid.
|